AMENDMENT AND RESPONSE UNDER 37 CFR § 1.111

Serial Number: 10/071,373 Filing Date: February 8, 2002

Title: MULTI-THREADED MULTIPLY ACCUMULATOR

Assignee: Intel Corporation

Page 2 Dkt: 884.584US1 (INTEL)

IN THE CLAIMS

Please amend the claims as follows:

1-7. (Canceled)

- (Currently Amended) An integrated circuit comprising:
 a multiplier coupled to receive <u>interleaved</u> operands and to produce a product; and
 a multi-threaded accumulator coupled to the multiplier to receive the product.
- 9. (Currently Amended) The integrated circuit of claim 8 further comprising a control circuit to interleave input <u>interleaved</u> operands from different operand streams into the multiplier.
- 10. (Original) The integrated circuit of claim 8 wherein the multi-threaded accumulator is configured to sum floating point numbers having mantissas in carry-save format.
- 11. (Original) The integrated circuit of claim 10 wherein the multi-threaded accumulator includes at least one intermediate register to facilitate accumulating two interleaved product streams simultaneously.
- 12. (Original) The integrated circuit of claim 8 further comprising a floating point conversion unit coupled between the multiplier and the multi-threaded accumulator to convert the product from a first floating point representation to a second floating point representation.
- 13. (Original) The integrated circuit of claim 12 wherein the first floating point representation includes an exponent field having a least significant bit weight of one, and the second floating point representation includes an exponent field having a least significant bit weight of thirty-two.

Title: MULTI-THREADED MULTIPLY ACCUMULATOR

Assignee: Intel Corporation

14. (Original) The integrated circuit of claim 13 wherein the multi-threaded accumulator circuit includes at least one constant shifter to conditionally shift a mantissa thirty-two bit positions.

Page 3

Dkt: 884.584US1 (INTEL)

- 15. (Original) The integrated circuit of claim 8 wherein the integrated circuit is a circuit selected from the group comprising a processor, a memory, a memory controller, an application specific integrated circuit, and a communications device.
- 16. (Original) An accumulator circuit to accept operands from different threads interleaved in time, the accumulator having intermediate registers to simultaneously hold partial results from each of the different threads.
- 17. (Original) The accumulator circuit of claim 16 further comprising: a constant shifter prior to a first intermediate register; and a multiplexor subsequent to the first intermediate register.
- 18. (Original) The accumulator circuit of claim 17 further comprising: an adder circuit prior to a second intermediate register; and a second multiplexor subsequent to the second intermediate register.
- 19. (Original) The accumulator circuit of claim 16 wherein the operands are floating point numbers in IEEE single precision format.
- 20. (Original) The accumulator circuit of claim 16 wherein the operands are floating point numbers in a floating point format other than IEEE single precision format.
- 21. (Original) The accumulator circuit of claim 16 wherein the floating point numbers include exponent fields with a least significant bit weight other than one.

Page 4 Dkt: 884.584US1 (INTEL)

- 22. (Original) The accumulator circuit of claim 21 wherein the floating point numbers include exponent fields with a least significant bit weight equal to thirty-two.
- 23. (Original) A multi-threaded floating point multiply-accumulator circuit comprising: a multiplier to produce a product; and an accumulator coupled to receive the product from the multiplier, the accumulator including sequential elements to provide a multi-threaded capability.
- 24. (Original) The multi-threaded floating point multiply-accumulator circuit of claim 23 further comprising a floating point conversion unit to convert the product from a first exponent weight to a converted product with a second exponent weight.
- 25. (Original) The multi-threaded floating point multiply-accumulator circuit of claim 24 wherein the accumulator is configured to produce a present sum from the converted product and a previous sum having the second exponent weight.
- 26. (Original) The multi-threaded floating point multiply-accumulator circuit of claim 25 further comprising a post-normalization unit to convert the present sum to a floating point resultant having the first exponent weight.
- 27. (Original) The multi-threaded floating point multiply-accumulator circuit of claim 23 wherein the accumulator includes:

an adder path; and an adder bypass path.

28. (Original) The multi-threaded floating point multiply-accumulator circuit of claim 27 wherein the multiplier is configured to produce a product with an exponent weight of one.

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.111

Serial Number: 10/071,373 Filing Date: February 8, 2002

Title: MULTI-THREADED MULTIPLY ACCUMULATOR

Assignee: Intel Corporation

29. (Original) The multi-threaded floating point multiply-accumulator circuit of claim 28 further comprising a floating point conversion unit to convert the product from an exponent weight of one to an exponent weight of thirty-two.

Page 5

Dkt: 884.584US1 (INTEL)

30. (Original) The multi-threaded floating point multiply-accumulator circuit of claim 29 wherein the accumulator is configured to accumulate numbers in carry-save format.